8/26/03

## PATENT APPLICATION

Sheet 1 of 1

F	ORM	PTO-1449			ATTY, DOCKET NO.			CONFIRMATION	N	
			UBLICATIONS FOR		200208858-1		10/648,570			
		ANT'S INFORMAT	ON DISCLOSURE		APPLICANT					
		STATI	EMENT		Samuel D. Naffziger, et al. FILING DATE   GROUP					
	(1	Use sev ral sheets	if nec ssary)				2817			
REFERE	NCE	DESIGNATION	U.S. P	ATEN	T DOCUMENTS					
EXAMINE! INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME		Pages, Columns, Lines Where Relevant Passages or Figures Appear			
ms.	1A	2003/0060176	03/27/2003	Hei	inonen, et al.					
MBS	18	6,157,247	12/05/2000	Abdesselem, et al.						
WB?	1C	6,449,575 B2	09/10/2002	9/10/2002 Bausch, et al.						
- Lan	1D	6,509,788 B2	01/21/2003	Naf	fziger, et al.					
	1E									
	1F									
	1G			1						
	1H			7						
	11									
	11									
	1K	-		$\top$						
			<u> </u>				··· · · · · · · · · · · · · · · · ·			
•		<i>:</i>	FOF	REIGN	PATENT DOCUM	ENTS	5			
		DOCUMENT NUMBER	PUBLICATION DATE	N/	AME OF PATENTEE OR APPLICANT	Re	Pages/Columns/Line elevant Passages/Figu		lati	
	11		<u>                                     </u>			1				
	1 M									
	1N									
	10									
	1P									
		OTHER REF	ERENCES (includir	ıg Aut	thor, Title, Date, P	ertin	ent Pages, etc.)			
IB.	THOMAS D. BURD, et al., "A Dynamic Voltage Scaled Microprocessor System", IEEE Journal of Solid-State Circuits, Vol. 35, No. 11, pp. 1571-1580, November 2000									
MRJ	1R	SHEKHAR BOI Circuit Researd	SHEKHAR BORKAR, et al., "Parameter Variations and Impact on Circuits and Microarchitecture", Circuit Research, Intel Labs, JF3-334, pp. 338-342, June 2003							
	15									
FYAM	NED.	.1			DATE CONSIDER	SED.				
EXAMINER SHINGLETON										
D 05 02 /5					<u> </u>		4/29/2025			